

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/667,631	09/22/2003	Joseph Smetana JR.	WJT002-0036	1195	
24587	7590 11/15/2005		EXAM	EXAMINER	
ALCATEL		CARPIO, IVAN HERNAN			
	UAL PROPERTY DEPA NO PARKWAY, MS LE		ART UNIT	PAPER NUMBER	
PLANO, TX	,	OL2	2841		

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		10/667,631	SMETANA, JOSEPH	(br
	Office Action Summary	Examiner	Art Unit	
		Ivan H. Carpio	2841	
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	correspondence address	
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be tivilian apply and will expire SIX (6) MONTHS from cause the application to become ABANDON	N. imely filed not this communication (35 U.S.C. § 133).	
Status				
2a)□	Responsive to communication(s) filed on This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pr		is
Dispositi	on of Claims			
5)□ 6)⊠ 7)□	Claim(s) <u>1-4 and 9-14</u> is/are pending in the appearance of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1-4 and 9-14</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.		
Applicati	on Papers	·		
10)⊠	The specification is objected to by the Examinel The drawing(s) filed on <u>9-22-03</u> is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Ex	cepted or b) objected to by the drawing(s) be held in abeyance. See on is required if the drawing(s) is of	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121	(d).
Priority u	ınder 35 U.S.C. § 119	•		
12) a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau see the attached detailed Office action for a list of	s have been received. s have been received in Applicat ity documents have been receiv (PCT Rule 17.2(a)).	tion No red in this National Stage	
2) 🔲 Notic 3) 🔯 Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 9-22-03.	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:		

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-4 and 9-14 are rejected under 35 U.S.C. 102(a) as being anticipated by the applicants prior art (apa).

With respect to claim 1 the apa teaches a printed circuit board (Fig. 1D, element 100) comprising: a plurality of stacked layers, and a via (Fig. 1D, the middle via) extending through said stacked layers, said via including a plated through hole (Fig. 1D, element 102) located within a predetermined number of said stacked layers and a backdrilled hole (Fig. 1D, element 118) located within the remaining stack layers, wherein said plated through hole with out an electrically conductive material located on walls therein has a diameter that is substantially the same size or smaller (Fig. 1D, by visual inspection it is evident that the element 102 has a small diameter than element 118) than a diameter of said back-drilled hole.

With respect to claims 2-4, the apa teaches a plane layer (Fig. 1D, elements 105c and 105d), a signal layer (Fig. 1D, elements 105A,B,E) and the vias are located within the printed circuit board.

Page 3

With respect to claims 9 – 14, the addition of a method step in a product claim, which product is not patentably distinguishable from the prior art, cannot impart patentability to the old product. In re Pilkington, 162 USPQ 145 (CCPA 1969). "If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985). MPEP section 2113. For this reason claims 9-14 disclose the same structure/limitations as claims 1-4 and are rejected with same logic as written above in the rejection of claims 1-4.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US Patent 6541712 discloses a multilayer circuit board with a through hole. US patent 6181219 discloses a multilayer circuit board with a vias of different diameters. US Patent 6127025 discloses a multilayer circuit board with a through hole that is partially plated and partially not plated.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ivan H. Carpio whose telephone number is 571-272-8396. The examiner can normally be reached on M-R 6:00am - 4:30pm.

Application/Control Number: 10/667,631

Art Unit: 2841

Page 4

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

IC

KAMAND CUNEO SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800